Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration

<table>Basic structure of the control packets used for the memory core.</table>

International Journal of Reconfigurable Computing

Figure 4: Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration 