Journals
Publish with us
Publishing partnerships
About us
Blog
International Journal of Reconfigurable Computing
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
International Journal of Reconfigurable Computing
/
2012
/
Article
/
Tab 3
/
Research Article
A Dynamically Reconfigured Multi-FPGA Network Platform for High-Speed Malware Collection
Table 3
Synthesis results for the VEHs.
Module
LUT
Reg. bits
SIP VEH
1082
358
MSSQL VEH
875
562
Web server VEH
1026
586
Mail server VEH
741
362