International Journal of Reconfigurable Computing

Research Article

Exploring Many-Core Design Templates for FPGAs and ASICs

Figure 3

Thread accumulation over a 4-thread/stage core for two adjacent local orders.
439141.fig.003