Exploring Many-Core Design Templates for FPGAs and ASICs

Figure 7

Schematic of a MARC machine's implementation.