International Journal of Reconfigurable Computing / 2012 / Article / Tab 4

Research Article

Exploring Many-Core Design Templates for FPGAs and ASICs

Table 4

32-Node. Performance comparison between MARC, hand-optimized, and GPGPU.

Configuration Per iteration Relative
Time ( s) Perf.

GPGPU scaled reference 174 0.0024
MARC-Ropt-F 2550 0.0002
MARC-C1-F 172 0.0025
MARC-C2-F 124 0.0034
MARC-C4-F 136 0.0031
Hand design FPGA 51.4 0.0082
MARC-Ropt-A 27.6 0.0152
MARC-C1-A 1.47 0.2863
MARC-C2-A 1.11 0.3808
MARC-C4-A 1.17 0.3608
Hand design ASIC 0.422 1.0000

We are committed to sharing findings related to COVID-19 as quickly and safely as possible. Any author submitting a COVID-19 paper should notify us at to ensure their research is fast-tracked and made available on a preprint server as soon as possible. We will be providing unlimited waivers of publication charges for accepted articles related to COVID-19. Sign up here as a reviewer to help fast-track new submissions.