Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2012, Article ID 473725, 10 pages
http://dx.doi.org/10.1155/2012/473725
Research Article

A Memory Hierarchy Model Based on Data Reuse for Full-Search Motion Estimation on High-Definition Digital Videos

1Federal Institute of Education, Science and Technology of Rio Grande do Norte, Campus João Câmara, 59550-000 João Câmara, RN, Brazil
2Department of Computer Science and Statistics, Campus Ministro Petronio Portela, Federal University of Piauí, 64049-550 Teresina, PI, Brazil
3Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas Pelotas, RS, Brazil

Received 20 January 2012; Accepted 19 April 2012

Academic Editor: Alisson Brito

Copyright © 2012 Alba Sandyra Bezerra Lopes et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. V. Team, Draft ITU-T Rec. and Final Draft Int. Standard of Joint Video Spec. ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, May 2003.
  2. A. Bovik, Handbook of Image and Video Processing, Academic Press, 2000.
  3. J. C. Tuan, T. S. Chang, and C. W. Jen, “On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, no. 1, pp. 61–72, 2002. View at Publisher · View at Google Scholar · View at Scopus
  4. Y. Q. Shi and H. Sun, Image and Video Compression for Multimedia Engineering, CRC Press, 2nd edition, 2008.
  5. P. A. Kuhn, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, Kluwe Academic Plubisher, Boston, Mass, USA, 1999.
  6. I. Richardson, H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia, John Wiley & Sons, Chichester, UK, 2003.
  7. Y. H. Hu and S.-Y. Kung, Handbook of Signal Processing Systems, Springer, New York, NY, USA, 2010.
  8. A. S. B. Lopes, I. S. Silva, and L. V. Agostini, “An efficient memory hierarchy for full search motion estimation on high definition digital videos,” in Proceedings of the 24th Symposium on Integrated Circuits and Systems Design, pp. 131–136, Joao Pessoa, Brazil, September 2011.
  9. JM15.1, “H.264/AVC JM Reference Software,” 2011, http://iphome.hhi.de/suehring/tml/.
  10. Xilinx, “FPGA and CPLD Solutions from Xilinx, Inc,” http://www.xilinx.com/.
  11. R. S. S. Dornelles, F. M. Sampaio, and L. V. Agostini, “Variable block size motion estimation architecture with a fast bottom-up Decision Mode and an integrated motion compensation targeting the H.264/AVC video coding standard,” in Proceedings of the 23rd Symposium on Integrated Circuits and Systems Design (SBCCI '10), pp. 186–191, September 2010. View at Publisher · View at Google Scholar · View at Scopus
  12. R. Porto, L. Agostini, and S. Bampi, “Hardware design of the H.264/AVC variable block size motion estimation for real-time 1080HD video encoding,” in Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI '09), pp. 115–120, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  13. L. Deng, W. Gao, M. Z. Hu, and Z. Z. Ji, “An efficient hardware implementation for motion estimation of AVC standard,” IEEE Transactions on Consumer Electronics, vol. 51, no. 4, pp. 1360–1366, 2005. View at Publisher · View at Google Scholar · View at Scopus