An Evaluation of an Integrated On-Chip/Off-Chip Network for
High-Performance Reconfigurable Computing

<table>Block diagram of the AIREN router.</table>

International Journal of Reconfigurable Computing

Figure 2: An Evaluation of an Integrated On-Chip/Off-Chip Network for
High-Performance Reconfigurable Computing 