An Evaluation of an Integrated On-Chip/Off-Chip Network for
High-Performance Reconfigurable Computing
Figure 3
Simple illustration to show the Xilinx LocalLink standard implemented within the AIREN network to support both core-to-core and core-to-router connectivity.
