Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2012, Article ID 608312, 12 pages
http://dx.doi.org/10.1155/2012/608312
Research Article

Placing Multimode Streaming Applications on Dynamically Partially Reconfigurable Architectures

Hardware/Software Co-Design, University of Erlangen-Nuremberg, 91058 Erlangen, Germany

Received 29 April 2011; Revised 21 October 2011; Accepted 25 October 2011

Academic Editor: Claudia Feregrino

Copyright © 2012 S. Wildermann et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. S. Wildermann, A. Oetken, J. Teich, and Z. Salcic, “Self-organizing computer vision for robust object tracking in smart cameras,” in Proceedings of the 7th International Conference on Autonomic and Trusted Computing (ATC '10), vol. 6407 of Lecture Notes in Computer Science, pp. 1–16, Springer, 2010. View at Publisher · View at Google Scholar
  2. J. Hagemeyer, B. Kettelhoit, M. Koester, and M. Porrmann, “Design of homogeneous communication infrastructures for partially reconfigurable FPGAs,” in Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA '07), pp. 238–247, Las Vegas, Nev, USA, June 2007.
  3. D. Koch, C. Haubelt, and J. Teich, “Efficient reconfigurable on-chip buses for fpgas,” in Proceedings of the 16th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '08), pp. 287–290, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  4. H. ElGindy, H. Schroder, A. Spray, A. K. Somani, and H. Schmeck, “RMB—a reconfigurable multiple bus network,” in Proceedings of the 2nd International Symposium on High-Performance Computer Architecture (HPCA '96), pp. 108–117, February 1996. View at Scopus
  5. D. Koch, C. Beckhoff, and J. Teich, “ReCoBus-Builder—a novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '08), pp. 119–124, September 2008. View at Publisher · View at Google Scholar · View at Scopus
  6. C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J. van der Veen, “DyNoC: a dynamic infrastructure for communication in dynamically reconfigurable devices,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '05), pp. 153–158, August 2005. View at Publisher · View at Google Scholar · View at Scopus
  7. U. Malik and O. Diessel, “On the placement and granularity of FPGA configurations,” in Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT '04), pp. 161–168, December 2004. View at Scopus
  8. K. P. Raghuraman, H. Wang, and S. Tragoudas, “A novel approach to minimizing reconfiguration cost for LUT-based FPGAs,” in Proceedings of the 18th International Conference on VLSI Design: Power Aware Design of VLSI Systems, pp. 673–676, January 2005. View at Scopus
  9. N. Shirazi, W. Luk, and P. Y. K. Cheung, “Automating production of run-time reconfigurable designs,” in Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (FCCM '98), pp. 147–156, IEEE Computer Society, Napa Valley, Calif, USA, 1998. View at Publisher · View at Google Scholar
  10. M. Rullmann and R. Merker, “Design methods and tools for improved partial dynamic reconfiguration,” in Dynamically Reconfigurable Systems—Architectures, Design Methods and Applications, pp. 147–163, Springer, Berlin, Germany, March 2010. View at Google Scholar
  11. J. Angermeier, S. Wildermann, E. Sibirko, and J. Teich, “Placing streaming applications with similarities on dynamically partially reconfigurable architectures,” Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '10), pp. 91–96, 2010. View at Publisher · View at Google Scholar
  12. D. Koch, C. Beckhoff, and J. Teich, “A communication architecture for complex runtime systems and its implementation on spartan-3 FPGAs,” in Proceedings of the 7th ACM SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '09), pp. 253–256, February 2009. View at Publisher · View at Google Scholar · View at Scopus
  13. P. Brisk, A. Kaplan, and M. Sarrafzadeh, “Area-efficient instruction set synthesis for reconfigurable system-on-chip designs,” in Proceedings of the 41st Design Automation Conference (DAC '04), pp. 395–400, June 2004. View at Scopus
  14. S. Wildermann, F. Reimann, D. Ziener, and J. Teich, “Symbolic design space exploration for multi-mode reconfigurable systems,” in Proceedings of the 7th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '11), pp. 129–138, 2011.
  15. A. Oetken, S. Wildermann, J. Teich, and D. Koch, “A bus-based SoC architecture for flexible module placement on reconfigurable FPGAs,” in Proceedings of the International Conference on Field Programmable Logic and Applications (FPL '10), pp. 234–239, Milano, Italy, August 2010. View at Publisher · View at Google Scholar
  16. D. Ziener, S. Wildermann, A. Oetken, A. Weichslgartner, and J. Teich, “A flexible smart camera system based on a partially reconfigurable dynamic FPGA-SoC,” in Proceedings of the Workshop on Computer Vision on Low-Power Reconfigurable Architectures at the FPL, Chania, Greece, September 2011.