Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2012, Article ID 793190, 8 pages
http://dx.doi.org/10.1155/2012/793190
Research Article

Open SystemC Simulator with Support for Power Gating Design

1Department of Electrical Engineering, Federal University of Campina Grande (UFCG), 58429-140 Campina Grande, PB, Brazil
2Department of Informatics, Federal University of Paraiba (UFPB), 58051-900 Joao Pessoa, PB, Brazil
3Department of System and Computer, Federal University of Campina Grande (UFCG), 58429-140 Campina Grande, PB, Brazil

Received 17 June 2012; Revised 19 November 2012; Accepted 10 December 2012

Academic Editor: Oliver Sander

Copyright © 2012 George Sobral Silveira et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. Keating, D. Flynn, R. Aitken, A. Gibbons, and K. Shi, Low Power Methodology Manual: For System-on-Chip Design, Springer, New York, NY, USA, 2007.
  2. S.-H. Chen and J. Y. Lin, “Experiences of low power design implementation and verification,” in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC '08), pp. 742–747, Seoul, South Korea, March 2008. View at Publisher · View at Google Scholar · View at Scopus
  3. S. Jadcherla, J. Bergeron, Y. Inoue, and D. Flynn, Verification Methodology Manual for Low Power, Synopsys, 2009.
  4. S. Henzler, Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies, Springer, 2007.
  5. J. Bergeron, Writing Testbenches Using System Verilog, Springer, Boston, Mass, USA, 2006.
  6. C. Eisner, A. Nahir, and K. Yorav, “Functional verification of power gated designs by compositional reasoning,” Formal Methods in System Design, vol. 35, no. 1, pp. 40–55, 2009. View at Publisher · View at Google Scholar · View at Scopus
  7. V. Viswanath, S. Vasudevan, and J. A. Abraham, “Dedicated rewriting: automatic verification of low power transformations in RTL,” in Proceedings of the 22nd International Conference on VLSI Design (VLSI '09), pp. 77–82, New Delhi, India, January 2009. View at Publisher · View at Google Scholar · View at Scopus
  8. J. Kim, S. Kim, and K. H. Baek, “A low power SOC architecture for the V2.0+EDR bluetooth using a unified verification platform,” IEICE Transactions on Information and Systems, vol. E93-D, no. 9, pp. 2500–2508, 2010. View at Publisher · View at Google Scholar · View at Scopus
  9. M. A. Pasha, S. Derrien, and O. Sentieys, “System level synthesis for ultra low-power wireless sensor nodes,” in Proceedings of the 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD '10), pp. 493–500, Lille, France, September 2010. View at Publisher · View at Google Scholar · View at Scopus
  10. T.-W. Hsieh, P. C. Hsiao, C. Y. Liao et al., “Energy-effective design & implementation of an embedded VLIW DSP,” in Proceedings of the International SoC Design Conference (ISOCC '08), pp. I252–I255, Busan, South Korea, November 2008. View at Publisher · View at Google Scholar · View at Scopus
  11. N. Joseph, S. Sabarinath, and K. Sankarapandiammal, “FPGA based implementation of high performance architectural level low power 32-bit RISC core,” in Proceedings of the International Conference on Advances in Recent Technologies in Communication and Computing (ARTCom '09), pp. 53–57, Kottayam, India, October 2009. View at Publisher · View at Google Scholar · View at Scopus
  12. S.-H. Chen and J. Y. Lin, “Implementation and verification practices of DVFS and power gating,” in Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT '09), pp. 19–22, Hsinchu, Taiwan, April 2009. View at Publisher · View at Google Scholar · View at Scopus
  13. G. Gammie, A. Wang, H. Mair et al., “Smart reflex power and performance management technologies for 90 nm, 65 nm, and 45 nm mobile application processors,” Proceedings of the IEEE, vol. 98, no. 2, pp. 144–159, 2010. View at Publisher · View at Google Scholar · View at Scopus
  14. M. Kuwahara, “Design and verification methods of Toshiba's wireless LAN baseband SoC,” in Proceedings of the 15th Asia and South Pacific Design Automation Conference (ASP-DAC '10), pp. 457–463, Taipei, Taiwan, January 2010. View at Publisher · View at Google Scholar · View at Scopus
  15. C. Trummer, C. M. Kirchsteiger, C. Steger, R. Weiß, M. Pistauer, and D. Dalton, “Automated simulation-based verification of power requirements for systems-on-chips,” in Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS '10), pp. 8–11, Vienna, Austria, April 2010. View at Publisher · View at Google Scholar · View at Scopus
  16. K. R. G. da Silva, E. U. K. Melcher, I. Maia, and H. D. N. Cunha, “A methodology aimed at better integration of functional verification and RTL design,” Design Automation for Embedded Systems, vol. 10, no. 4, pp. 285–298, 2005. View at Publisher · View at Google Scholar · View at Scopus
  17. G. S. Silveira, A. V. Brito, and E. U. K. Melcher, “Functional verification of power gate design in systemc RTL,” in Proceedings of the 22nd Symposium on Integrated Circuits and Systems Design (SBCCI '09), Natal, Brazil, September 2009. View at Publisher · View at Google Scholar · View at Scopus
  18. T. Anderson, “Power Mode Technologies Verify Today’s SoCs,” EETimes, 2008, http://www.eetimes.com/showArticle.jhtml?articleID=206900466.
  19. A. Mathur, Sequential Transformations for Low Power and CPF, 2008.
  20. Mentor Graphic’s, “Mentor Graphics Low Power Solutions,” Mentor Graphic’s, 2012, http://www.mentor.com/solutions/low-power/functional-verification.
  21. Cadence, “Cadence—Low-Power Solution,” Cadence, 2012, http://www.cadence.com/solutions/lp/pages/default.aspx.
  22. D.-C. Juan, Y. T. Chen, M. C. Lee, and S. C. Chang, “An efficient wake-up strategy considering spurious glitches phenomenon for power gating designs,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 18, no. 2, pp. 246–255, 2010. View at Publisher · View at Google Scholar · View at Scopus
  23. M.-C. Lee, Y. T. Chen, Y. T. Cheng, and S. C. Chang, “An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '09), pp. 457–460, San Jose, Calif, USA, November 2009. View at Scopus
  24. A. V. Brito, M. Kühnle, M. Hübner, J. Becker, and E. U. K. Melcher, “Modelling and simulation of dynamic and partially reconfigurable systems using SystemC,” in Proceedings of the IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures (ISVLSI '07), pp. 35–40, Porto Alegre, Brazil, March 2007. View at Publisher · View at Google Scholar · View at Scopus
  25. A. V. De Brito, E. U. K. Melcher, and W. Rosas, “An open-source tool for simulation of partially reconfigurable systems using SystemC,” in Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI ’06), pp. 434–435, Karlsruhe, Germany, March 2006. View at Publisher · View at Google Scholar · View at Scopus
  26. A. Rocha, P. Lira, Y. Ju, E. Barros, and E. Melcher, “Silicon validated ip cores designed by the brazil-ip network,” in Proceedings of the IP Based SoC Design Conference and Exhibition (IP/SOC '06), pp. 1–5, 2006.