International Journal of Reconfigurable Computing

Research Article

NCOR: An FPGA-Friendly Nonblocking Data Cache for Soft Processors with Runahead Execution

Figure 5

(a) Two-component cache controller. (b) Three-component cache controller.
915178.fig.005