International Journal of Reconfigurable Computing

Research Article

An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization

Figure 10

PCIU’s Impulse-C implementation: execution time.
130765.fig.0010a
(a)
130765.fig.0010b
(b)
130765.fig.0010c
(c)