Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2013 (2013), Article ID 140234, 9 pages
http://dx.doi.org/10.1155/2013/140234
Research Article

Design and Implementation of an Embedded NIOS II System for JPEG2000 Tier II Encoding

1Department of Electrical and Computer Engineering, University of Dayton, Kettering Laboratory, Room 341, 300 College Park, Dayton, OH 45469, USA
2University of Dayton Research Institute, 300 College Park, Dayton, OH 45469, USA
3Air Force Research Laboratory Sensors Directorate, Wright-Patterson Air Force Base, OH, USA

Received 12 February 2013; Revised 6 May 2013; Accepted 29 May 2013

Academic Editor: René Cumplido

Copyright © 2013 John M. McNichols et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. ISO/IEC 1. 29. 15444-1, “JPEG, 2000 Part I Final Committee Version 1. 0,” 2004.
  2. D. Santa-Cruz, R. Grosbois, and T. Ebrahimi, “JPEG 2000 performance evaluation and assessment,” Signal Processing, vol. 17, no. 1, pp. 113–130, 2002. View at Publisher · View at Google Scholar · View at Scopus
  3. K. Sarawadekar and S. Banerjee, “An Efficient pass-parallel architecture for embedded block coder in JPEG 2000,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 21, no. 6, pp. 825–836, 2011. View at Publisher · View at Google Scholar · View at Scopus
  4. K.-F. Chen, C.-J. Lian, H.-H. Chen, and L.-G. Chen, “Analysis and architecture design of EBCOT for JPEG-2000,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '01), pp. II765–II768, Sydney, Australia, May 2001. View at Scopus
  5. M. Dyer, S. Nooshabadi, and D. Taubman, “Design and analysis of system on a chip encoder for JPEG2000,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 19, no. 2, pp. 215–225, 2009. View at Publisher · View at Google Scholar · View at Scopus
  6. N. R. Kumar, W. Xiang, and Y. Wang, “An FPGA-based fast two-symbol processing architecture for JPEG 2000 arithmetic coding,” in Proceedings of the IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '10), pp. 1282–1285, Dallas, Tex, USA, March 2010. View at Publisher · View at Google Scholar · View at Scopus
  7. M. Dyer, D. Taubman, and S. Nooshabadi, “Improved throughput arithmetic coder for JPEG2000,” in Proceedings of the International Conference on Image Processing (ICIP '04), pp. 2817–2820, October 2004. View at Publisher · View at Google Scholar · View at Scopus
  8. L. Liu, N. Chen, H. Meng, L. Zhang, Z. Wang, and H. Chen, “A VLSI architecture of JPEG2000 encoder,” IEEE Journal of Solid-State Circuits, vol. 39, no. 11, pp. 2032–2040, 2004. View at Publisher · View at Google Scholar · View at Scopus
  9. L. Liu, Z. Wang, N. Chen, and L. Zhang, “VLSI architecture of EBCOT Tier-2 encoder for JPEG2000,” in Proceedings of the IEEE Workshop on Signal Processing Systems—Design and Implementation (SiPS '05), pp. 225–228, November 2005. View at Publisher · View at Google Scholar · View at Scopus
  10. Altera Corporation, “NIOS II Processor Reference Handbook,” 2010.
  11. E. J. Balster, B. T. Fortener, and W. F. Turri, “Integer computation of lossy JPEG2000 compression,” IEEE Transactions on Image Processing, vol. 20, no. 8, pp. 2386–2391, 2011. View at Publisher · View at Google Scholar · View at Scopus
  12. GiDEL, “ProceIV Data Book,” 2011.
  13. Altera Corporation, “NIOS II Software Developer’s Handbook,” 2011.
  14. Altera Corporation, “SOPC Builder User Guide,” 2010.
  15. Altera Corporation, “NIOS II Custom Instruction User Guide,” 2011.