International Journal of Reconfigurable Computing / 2013 / Article / Fig 15

Research Article

Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units

Figure 15

FPGA resources, synthesis frequency, and required configuration bits for each RPU with a PLB interface (LUTs and FFs shown on the left axis).
340316.fig.0015

Article of the Year Award: Outstanding research contributions of 2020, as selected by our Chief Editors. Read the winning articles.