Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units

Figure 4

Diagram for a hardware implementation of the Squares Detector showing modules for pattern sizes from 1 to 3.