International Journal of Reconfigurable Computing

Research Article

Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units

Figure 7

LMB-FSL architecture (Arch. 3).
340316.fig.007