Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools
Figure 4
The benefit of a high is not so evident when the is also considered. The attainable performance is limited by the I/O bandwidth as well as the of the design.
