517947.fig.001
Figure 1: Asynchronous FPGA layout.