517947.fig.006
Figure 6: 2-input dual-rail gate implementation.