An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications

Figure 8

Sensitive submodule of the DES.