Development of a SoC for Digital Television Set-Top Box: Architecture and System Integration Issues

Figure 7

(a) Floorplanning and placed design of the H.264 video decoder of Subset 1; (b) on board demonstration of the prototype of Subset 3.

(a)

(b)