Impact of Dual Placement and Routing on WDDL Netlist Security in FPGA

Figure 9

Symmetrical placement in mesh FPGA.