A Heuristic Scheduler for Port-Constrained Floating-Point Pipelines

Figure 6

(a) Multiplexer introduced before a register (b) Multiplexer introduced before a functional unit port.

(a)

(b)