Runtime Scheduling, Allocation, and Execution of Real-Time Hardware Tasks onto Xilinx FPGAs Subject to Fault Occurrence

Figure 1

Hardware-software intertask communications using ICAP-based “virtual” channels.