Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2014 (2014), Article ID 243835, 9 pages
http://dx.doi.org/10.1155/2014/243835
Research Article

Scalable Fixed Point QRD Core Using Dynamic Partial Reconfiguration

Department of Avionics, IIST, Thiruvananthapuram 695547, India

Received 15 August 2014; Revised 16 November 2014; Accepted 20 November 2014; Published 14 December 2014

Academic Editor: Neil Bergmann

Copyright © 2014 Gayathri R. Prabhu et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. F. Riera-Palou, Reconfigurable structures for direct equalisation in mobile receivers [Ph.D. thesis], University of Bradford, Bradford, UK, 2014.
  2. C. K. Singh, S. H. Prasad, and P. T. Balsara, “VLSI architecture for matrix inversion using modified gram-schmidt based QR decomposition,” Proceedings of the 20th International Conference on VLSI Design Held Jointly with 6th International Conference on Embedded Systems, pp. 836–841, 2007. View at Google Scholar
  3. C. K. Singh, S. H. Prasad, and P. T. Balsara, “A fixed-point implementation for QR decomposition,” in Proceedings of the IEEE Dallas ICAS Workshop on Design, Applications, Integration and Software (DCAS '06), pp. 75–78, Richardson, Tex, USA, October 2006. View at Publisher · View at Google Scholar · View at Scopus
  4. S. Niu, S. Aslan, and J. Saniie, “FPGA based architectures for high performance adaptive FIR filter systems,” in Proceedings of the IEEE International Instrumentation and Measurement Technology Conference (I2MTC '13), pp. 1662–1665, 2013.
  5. U. Vishnoi and T. G. Noll, “A family of modular area- and energy-efficient QRD-accelerator architectures,” in Proceedings of the International Symposium on System on Chip (SoC '13), pp. 1–8, Tampere, Finland, October 2013. View at Publisher · View at Google Scholar
  6. B. Han, Z. Yang, and Y. R. Zheng, “FPGA implementation of QR decomposition for MIMO-OFDM using four CORDIC cores,” in Proceedings of the IEEE International Conference on Communications (ICC '13), pp. 4556–4560, June 2013. View at Publisher · View at Google Scholar · View at Scopus
  7. J. Rust, F. Ludwig, and S. Paul, “Low complexity QR-decomposition architecture using the logarithmic number system,” in Proceedings of the Conference on Design, Automation and Test in Europe, pp. 97–102, EDA Consortium, 2013.
  8. S. Aslan, S. Niu, and J. Saniie, “FPGA implementation of fast QR decomposition based on givens rotation,” in Proceedings of the IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS '12), pp. 470–473, IEEE, August 2012. View at Publisher · View at Google Scholar · View at Scopus
  9. D. Chen and M. Sima, “Fixed-point CORDIC-based QR decomposition by givens rotations on FPGA,” in Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig '11), pp. 327–332, IEEE, Cancún, Mexico, December 2011. View at Publisher · View at Google Scholar · View at Scopus
  10. F. Sobhanmanesh and S. Nooshabadi, “Parametric minimum hardware QR-factoriser architecture for V-BLAST detection,” IEE Proceedings: Circuits, Devices and Systems, vol. 153, no. 5, pp. 433–441, 2006. View at Publisher · View at Google Scholar · View at Scopus
  11. D. Boppana, K. Dhanoa, and J. Kempa, “FPGA based embedded processing architecture for the QRD-RLS algorithm,” in Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '04), pp. 330–331, April 2004. View at Publisher · View at Google Scholar · View at Scopus
  12. I. H. Kurniawan, J.-H. Yoon, and J. Park, “Multidimensional Householder based high-speed QR decomposition architecture for MIMO receivers,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '13), pp. 2159–2162, Beijing, China, May 2013. View at Publisher · View at Google Scholar · View at Scopus
  13. M. Shabany, D. Patel, and P. G. Gulak, “A low-latency low-power QR-decomposition ASIC implementation in 0.13 μm CMOS,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 2, pp. 327–340, 2013. View at Publisher · View at Google Scholar · View at Scopus
  14. D. Patel, M. Shabany, and P. G. Gulak, “A low-complexity high-speed QR decomposition implementation for MIMO receivers,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '09), pp. 33–36, Taipei, Taiwan, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  15. R. Gayathri and J. Sheeba Rani, “Fixed point pipelined architecture for QR decomposition,” in Proceedings of the IEEE International Conference on Advanced Communication Control and Computing Technologies (ICACCCT '14), pp. 468–472, IEEE, 2014.
  16. C. K. Singh, S. H. Prasad, and P. T. Balsara, “A fixed-point implementation for QR decomposition,” in Proceedings of the IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software, pp. 75–78, Richardson, Tex, USA, October 2006. View at Publisher · View at Google Scholar
  17. M. Karkooti, J. R. Cavallaro, and C. Dick, “FPGA implementation of matrix inversion using QRD-RLS algorithm,” in Proceedings of the 39th Asilomar Conference on Signals, Systems and Computers, pp. 1625–1629, November 2005. View at Scopus
  18. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, John Wiley & Sons, 2007.