FPGA-Based Implementation of All-Digital QPSK Carrier Recovery Loop Combining Costas Loop and Maximum Likelihood Frequency Estimator : Figure 1

502942.fig.001a

(a) Phase domain model of a second-order analogy PLL

502942.fig.001b

(b) Phase domain model of a second-order ADPLL

Figure 1: The different modes of PLL.