Research Article
FPGA-Based Implementation of All-Digital QPSK Carrier Recovery Loop Combining Costas Loop and Maximum Likelihood Frequency Estimator
Figure 1
The different modes of PLL.
 |
(a) Phase domain model of a second-order analogy PLL |
|
 |
(b) Phase domain model of a second-order ADPLL |
|