Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2014, Article ID 502942, 15 pages
http://dx.doi.org/10.1155/2014/502942
Research Article

FPGA-Based Implementation of All-Digital QPSK Carrier Recovery Loop Combining Costas Loop and Maximum Likelihood Frequency Estimator

Dalian Institute of Semiconductor Technology and School of Electronic Science and Technology, Dalian University of Technology, Dalian 116023, China

Received 27 June 2014; Revised 3 August 2014; Accepted 6 August 2014; Published 31 August 2014

Academic Editor: Nadia Nedjah

Copyright © 2014 Kaiyu Wang et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Yuen, Autonomous Software-Defined Radio Receivers for Deep Space Applications, Wiley, 2006.
  2. N. Kim and I. Ha, “Design of ADPLL for both large lock-in range and good tracking performance,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, no. 9, pp. 1192–1204, 1999. View at Publisher · View at Google Scholar · View at Scopus
  3. C. Cahn, “Improving frequency acquisition of a Costas loop,” IEEE Transactions on Communications, vol. 25, no. 12, pp. 1453–1459, 1977. View at Publisher · View at Google Scholar
  4. E. Frantzeskakis, C. Papathanasiou, D. Doumenis et al., “Single chip OQPSK modem appropriate for wireless burst data communications,” in Proceedings of the International Conference on Signal Processing Applications and Technology, Orlando, Fla, USA, November 1999.
  5. W. Le, W. Zhu-gang, and X. Wei-ming, “High-accurate carrier acquisition based on maximum likelihood estimation of refined frequency,” Telecommunication Engineering, vol. 53, no. 1, pp. 39–43, 2013. View at Google Scholar
  6. F. Cheng and Q. Cheng, “The large sample performance of a maximum likelihood method for OFDM carrier frequency offset estimation,” Wireless Personal Communications, vol. 72, no. 1, pp. 227–244, 2013. View at Publisher · View at Google Scholar · View at Scopus
  7. S. Tao, L. Huijie, and L. Xuwen, “A kind of all digital phase locked loop used in the situation of tremendous frequency offset error and low signal to noise,” Journal of Electronics and Information Technology, vol. 27, no. 8, 2005. View at Google Scholar
  8. L. Baowei, C. Shijing, H. Yuanjie, and G. HongTao, “The design of QPSK carrier recovery loop in the environment of enormous frequency offset error and low signal to noise,” The Journal of Radio Engineering, vol. 39, no. 4, pp. 51–54, 2009. View at Google Scholar
  9. M. Kumm, H. Klingbeil, and P. Zipf, “An FPGA-based linear all-digital phase-locked loop,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, no. 9, pp. 2487–2497, 2010. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  10. E. B. Roland, Phase-Locked Loop, Simulation, and Applications, McGraw-Hill, New York, NY, USA, 5th edition, 2003.
  11. S. K. Mitra, Digital Signal Processing: A Computer-Based Approach, McGraw-Hill, New York, NY, USA, 2001.
  12. R. Jaffe and E. Rechtin, “Design and performance of false-lock loops capable of near-optimum performance over a wide range of input signal and noise levels,” IRE Transactions on Information Theory, vol. 1, no. 3, pp. 66–72, 1965. View at Google Scholar
  13. A. J. Viterbi, Principles of Coherent Communications, chapter 2, McGraw-Hill, New York, NY, USA, 1966.
  14. Z. Juesheng, Y. Zhengju, and P. wanxin, Locked Phase Technology, Xian University of Electronic Science and Technology Press, Xian, China, 1998.
  15. A. I. Ahmed, S. H. Rahman, and O. A. Mohamed, “FPGA implementation and performance evaluation of a digital carrier synchronizer using different numerically controlled oscillators,” in Proceedings of the Canadian Conference on Electrical and Computer Engineering (CCECD '07), pp. 1243–1246, April 2007. View at Publisher · View at Google Scholar · View at Scopus
  16. Xilinx LogiCORE IP DDS Compiler v4.0 Product Specification, Xilinx, April 2010.
  17. E. D. Kaplan and C. J. Hegarty, Understanding GPS: Principles and Applications, Artech House, Norwood, Mass, USA, 2005.
  18. P. K. Meher, J. Valls, T. B. Juang, and K. Maharatna, “50 years of CORDIC: algorithms, architectures, and applications,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 56, no. 9, pp. 1893–1907, 2009. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  19. E. Frantzeskakis and P. Koukoulas, “Phase domain maximum likelihood carrier recovery: framework and application in wireless TDMA systems,” in Proceedings of the 50th Fall IEEE VTS 50th Vehicular Technology Conference ‘Gateway to 21st Century Communications Village’ (VTC '99), pp. 2571–2575, IEEE, September 1999. View at Scopus
  20. M. Luise and R. Reggiannini, “Carrier frequency recovery in all-digital modems for burst-mode transmissions,” IEEE Transactions on Communications, vol. 43, no. 2–4, pp. 1169–1178, 1995. View at Publisher · View at Google Scholar · View at Scopus
  21. L. Guojun and H. Decong, “The calculation of link margin of satellite communication in SKT,” The Journal of Space Electronic Techonology, vol. 1, no. 12, pp. 68–72, 2012. View at Google Scholar
  22. W. Shiqi, W. Tingyong, and Z. Ningxing, An Introduction to Satellite Communications, Electronic Industry Press, Beijing, China, 2rd edition, 2006.
  23. Y. Dangui, T. Ruijun, X. Min, and Z. Chengchang, “An optimal method for costas loop design based on FPGA,” in Proceedings of the 4th International Conference on Digital Manufacturing and Automation (ICDMA '13), pp. 175–179, Qingdao, China, June 2013. View at Publisher · View at Google Scholar
  24. H. Yuan, X. Hu, and J. Huang, “Design and implementation of costas loop based on FPGA,” in Proceedings of the 3rd IEEE Conference on Industrial Electronics and Applications (ICIEA '08), pp. 2383–2388, Singapore, June 2008. View at Publisher · View at Google Scholar · View at Scopus
  25. K. He, L. Crockett, and R. Stewart, “Dynamic reconfiguration technologies based on FPGA in software defined radio system,” Journal of Signal Processing Systems, vol. 69, no. 1, pp. 75–85, 2012. View at Publisher · View at Google Scholar · View at Scopus
  26. T. Adiono and R. S. Purba, “Scalable pipelined CORDIC architecture design and implementation in FPGA,” in Proceedings of the International Conference on Electrical Engineering and Informatics (ICEEI '09), vol. 2, pp. 646–649, August 2009. View at Publisher · View at Google Scholar · View at Scopus