Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain

Figure 1

The complete processing chain.