International Journal of Reconfigurable Computing

Research Article

Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain

Figure 4

Half band filter data flow.
546264.fig.004