Research Article
Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis
Figure 1
(a) Chain of multiply-add, (b) chain of multiply-subtract, and (c) chain of multiply with a mix of add and subtract.
(a) |
(b) |
(c) |