Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis

Figure 5

Mapping of operations in a chain of allied operations to DSP blocks.

(a)

(b)

(c)