Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis

Figure 6

Actual LUT utilization corresponding to 8 different multiplications with the same product bit-width (16).