Hardware-Efficient Design of Real-Time Profile Shape Matching Stereo Vision Algorithm on FPGA

Figure 7

Average latency of pixel disparity results in clock cycles.