Research Article
Hardware-Efficient Design of Real-Time Profile Shape Matching Stereo Vision Algorithm on FPGA
Table 2
FPGA logic utilized by the profile shape matching hardware design capable of processing images as large as the Teddy and Cones images (450 375, 60 disp) on a Xilinx Virtex 4 FX60.
|