Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2014, Article ID 979327, 13 pages
http://dx.doi.org/10.1155/2014/979327
Research Article

Multi-Softcore Architecture on FPGA

CES Laboratory, ENIS, University of Sfax, 3038 Sfax, Tunisia

Received 28 June 2014; Revised 29 September 2014; Accepted 15 October 2014; Published 27 November 2014

Academic Editor: Gokhan Memik

Copyright © 2014 Mouna Baklouti and Mohamed Abid. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. W. C. Meilander, J. W. Baker, and M. Jin, “Importance of SIMD computation reconsidered,” in Proceedings of the International Parallel and Distributed Processing Symposium, IEEE, April 2003. View at Publisher · View at Google Scholar
  2. H. Gao, M. Dimitrov, J. Kong, and H. Zhou, Experiencing Various Massively Parallel Architectures and Programming Models for Data-Intensive Applications, 2014, http://people.engr.ncsu.edu/hzhou/dlp.pdf.
  3. P. Jonker, “Why linear arrays are better image processors,” in Proceedings of the Conference on Pattern Recognition, pp. 334–338, 1994.
  4. R. Kleihorst, H. Broers, A. Abbo et al., “An SIMD smart camera architecture for real-time face recognition,” in Proceedings of the SAFE & ProRISC/IEEE Workshops on Semiconductors, Circuits and Systems and Signal Processing, Abstracts, Veldhoven, The Netherlands, November 2003.
  5. R. P. Kleihorst, A. A. Abbo, A. van der Avoird et al., “Xetal: a low-power high-performance smart camera processor,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '01), pp. 215–218, May 2001. View at Scopus
  6. A. Abbo and R. Kleihorst, “A programmable smart-camera architecture,” in Proceedings of the Advanced Concepts for Intelligent Vision Systems (ACIVS '02), 2002.
  7. J. Cloutier, E. Cosatto, S. Pigeon, F. R. Boyer, and P. Y. Simard, “VIP: an FPGA-based processor for image processing and neural networks,” in Proceedings of the 5th International Conference on Microelectronics for Neural Networks and Fuzzy Systems, pp. 330–336, Lausanne, Switzerland, February 1996. View at Publisher · View at Google Scholar
  8. ITRS System Design Source, The ITRS Website, 2011, http://www.itrs.net/.
  9. P. G. Paulin, “DATE panel chips of the future: soft, crunchy or hard?” in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE '04), vol. 2, pp. 844–849, February 2004. View at Publisher · View at Google Scholar · View at Scopus
  10. H. Kalte, D. Langen, E. Vonnahme, A. Brinkmann, and U. Ruckert, “Dynamically reconfigurable system-on-programmable-chip,” in Proceedings of the 10th Euromicro Workshop on Parallel, Distributed and Network-Based Processing, pp. 235–242, Canary Islands, Spain, January 2002. View at Publisher · View at Google Scholar
  11. Altera, Nios II Processor Reference Handbook, February 2014, http://www.altera.com/literature/hb/nios2/n2cpu_nii5v1.pdf.
  12. MicroBlaze Processor Reference Guide, Xilinx Inc., http://www.xilinx.com.
  13. Y. Jin, N. Satish, K. Ravindran, and K. Keutzer, “An automated exploration framework for FPGA-based soft multiprocessor systems,” in Proceedings of the IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2005.
  14. Altera, “Stratix V GX FPGA Development Board Reference Manual,” http://www.altera.com/literature/manual/rm_svgx_fpga_dev_board.pdf.
  15. Altera, “Avalon Memory-Mapped Interface Specification,” 2006, http://www.cs.columbia.edu/∼sedwards/classes/2007/4840/mnl_avalon_spec.pdf.
  16. Altera, Quartus II Handbook Version 11.1, Volume 1: Design and Synthesis, 2011, http://www.altera.com/literature/hb/qts/archives/quartusii_handbook_archive_111.pdf.
  17. J. O. Hamblen, T. S. Hall, and M. D. Furman, Rapid Prototyping of Digital Systems, Springer, New York, NY, USA, 2008.
  18. K. V. Ruchandani and H. Rawat, “Implementation of spatial domain filters for Cell Broadband Engine,” in Proceedings of the 1st International Conference on Emerging Trends in Engineering and Technology (ICETET '08), pp. 116–118, July 2008. View at Publisher · View at Google Scholar · View at Scopus
  19. P. Bjørstad, F. Manne, T. Sørevik, and M. Vajteršic, “Efficient matrix multiplication on SIMD computers,” SIAM Journal on Matrix Analysis & Applications, vol. 13, no. 1, pp. 386–401, 1992. View at Publisher · View at Google Scholar · View at MathSciNet
  20. T. Dorta, J. Jiménez, J. L. Martín, U. Bidarte, and A. Astarloa, “Reconfigurable multiprocessor systems: a review,” International Journal of Reconfigurable Computing, vol. 2010, Article ID 570279, 11 pages, 2010. View at Publisher · View at Google Scholar · View at Scopus
  21. A. Kulmala, E. Salminen, and T. D. Hamalainen, “Evaluating large system-on-chip on multi-FPGA platform,” in Proceedings of the International Workshop on Systems, Architectures, Modeling and Simulation (SAMOS '07), S. Vassiliadis, M. Berekovic, and T. D. Hamalainen, Eds., pp. 179–189, Springer, 2007.
  22. C. M. Wittenbrink, E. Kilgariff, and A. Prabhu, “Fermi GF100 GPU architecture,” IEEE Micro, vol. 31, no. 2, pp. 50–59, 2011. View at Publisher · View at Google Scholar · View at Scopus
  23. D. Kissler, F. Hannig, A. Kupriyanov, and J. Teich, “A highly parameterizable parallel processor array architecture,” in Proceedings of the IEEE International Conference on Field Programmable Technology (FPT '06), pp. 105–112, Bangkok, Thailand, December 2006. View at Publisher · View at Google Scholar · View at Scopus
  24. V. Lari, A. Tanase, F. Hannig, and J. Teich, “Massively parallel processor architectures for resource-aware computing,” in Proceedings of the 1st Workshop on Resource Awareness and Adaptivity in Multi-Core Computing (Racing '14), Paderborn, Germany, May 2014.
  25. D. Melpignano, L. Benini, E. Flamand et al., “Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications,” in Proceedings of the 49th Annual Design Automation Conference (DAC '12), pp. 1137–1142, June 2012. View at Publisher · View at Google Scholar · View at Scopus
  26. D. Etiemble and L. Lacassagne, “Introducing image processing and SIMD computations with FPGA soft-cores and customized instructions,” in Proceedings of the International Workshop on Reconfigurable Computing Education, Karlsruhe, Germany, March 2006.
  27. “ARM, SIMD extensions for multimedia,” 2014, http://www.arm.com/products/processors/technologies/dsp-simd.php.
  28. J. Tyler, J. Lent, A. Mather, and H. Nauyen, “AltiVec: bringing vector technology to the PowerPC processor family,” in Proceedings of the IEEE International Performance, Computing and Communications Conference, pp. 437–444, Scottsdale, Ariz, USA, February 1999. View at Publisher · View at Google Scholar
  29. H. M. Waidyasooriya, Y. Takei, M. Hariyama, and M. Kameyama, “FPGA implementation of heterogeneous multicore platform with SIMD/MIMD custom accelerators,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '12), pp. 1339–1342, May 2012. View at Publisher · View at Google Scholar · View at Scopus
  30. S. Y. C. Li, G. C. K. Cheuk, K. H. Lee, and P. H. W. Leong, “FPGA-based SIMD Processor,” in Proceedings of the 11th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '03), pp. 267–268, IEEE Computer Society, Napa, Calif, USA, April 2003.
  31. W. Wjcik and J. Dlugopolski, “FPGA-based multi-core processor,” Computer Science, vol. 14, no. 3, pp. 459–474, 2013. View at Google Scholar
  32. Arndale Board, http://www.arndaleboard.org/wiki/index.php/Main/Page.
  33. S. Tanabe, T. Nagashima, and Y. Yamaguchi, “A study of an FPGA based flexible SIMD processor,” ACM SIGARCH Computer Architecture News, vol. 39, no. 4, pp. 86–89, 2011. View at Google Scholar
  34. I. Kuon and J. Rose, “Measuring the gap between FPGAs and ASICs,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 203–215, 2007. View at Publisher · View at Google Scholar · View at Scopus