High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs

Figure 10

Area optimal mapping for different GPCs using proposed heuristic on Xilinx FPGAs.