High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs

Figure 15

Critical path delay (in nS) for filters based on different GPCs on Kintex-7 FPGA.