High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs

Figure 5

Boolean network for (1, 4, 1, 5; 5) GPC with no carry logic.