High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs

Figure 9

Area optimal mapping for (1, 4, 1, 5; 5) GPC.