Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique

Figure 11

The block diagram of FWFT FIFO with depth of 6.