Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique

Figure 13

Logic cost comparison for VCs number of 2 and 4 (ports number = 5, payload width = 32, and buffer width = 4).