Optimization of Lookup Schemes for Flow-Based Packet Classification on FPGAs

Figure 14

Explicit range match: (a) 2D pipeline of PEs, (b) previous node architecture (PX support), and (c) proposed node architecture (AR support).