Optimization of Lookup Schemes for Flow-Based Packet Classification on FPGAs

Figure 19

Key width impact: (a) memory footprint and (b) latency.

(a)

(b)