Optimization of Lookup Schemes for Flow-Based Packet Classification on FPGAs

Figure 23

Updating of IND schemes: (a) memory consumption of versus , (b) total memory consumption, and (c) required clock cycles.

(a)

(b)

(c)