Optimization of Lookup Schemes for Flow-Based Packet Classification on FPGAs

Figure 7

1-rule lookup: (a) register-based TCAM emulation (no address expansion), (b) memory-based interval (full address expansion), (c) memory-based bounds, and (d) logic-based bounds.

(a)

(b)

(c)

(d)