Optimization of Lookup Schemes for Flow-Based Packet Classification on FPGAs

Figure 9

Memory indexing: (a) UR output, (b) BV output, and (c) addressing space reduction.

(a)

(b)

(c)