Table of Contents Author Guidelines Submit a Manuscript
International Journal of Reconfigurable Computing
Volume 2015, Article ID 673596, 31 pages
http://dx.doi.org/10.1155/2015/673596
Research Article

Optimization of Lookup Schemes for Flow-Based Packet Classification on FPGAs

1Laboratorio de Comunicaciones Digitales, Universidad Nacional de Córdoba and Consejo Nacional de Investigaciones Científicas y Técnicas (CONICET), 5000 Córdoba, Argentina
2Departamento de Ingeniería Electrónica, Universidad Tecnológica Nacional, 5000 Córdoba, Argentina

Received 11 September 2014; Accepted 6 January 2015

Academic Editor: Michael Hübner

Copyright © 2015 Carlos A. Zerbini and Jorge M. Finochietto. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Open Networking Foundation, “Software-Defined Networking: The NewNorm for Networks,” ONF White Paper, April 2012.
  2. D. Unnikrishnan, R. Vadlamani, Y. Liao, J. Crenne, L. Gao, and R. Tessier, “Reconfigurable data planes for scalable network virtualization,” IEEE Transactions on Computers, vol. 62, no. 12, pp. 2476–2488, 2013. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  3. D. Bacon, R. Rabbah, and S. Shukla, “FPGA programming for the masses,” Queue—Mobile Web Development, vol. 11, no. 2, pp. 40–53, 2013. View at Publisher · View at Google Scholar
  4. S. K. Maurya and L. T. Clark, “A dynamic longest prefix matching content addressable memory for IP routing,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 6, pp. 963–972, 2011. View at Publisher · View at Google Scholar · View at Scopus
  5. M. Bando, Y.-L. Lin, and H. J. Chao, “Flash trie: beyond 100-Gb/s IP route lookup using hash-based prefix-compressed trie,” IEEE/ACM Transactions on Networking, vol. 20, no. 4, pp. 1262–1275, 2012. View at Publisher · View at Google Scholar · View at Scopus
  6. Y.-H. E. Yang, Y. Qu, S. Haria, and V. K. Prasanna, “Architecture and performance models for scalable IP lookup engines on FPGA,” in Proceedings of the IEEE 14th International Conference on High Performance Switching and Routing (HPSR '13), pp. 156–163, Taipei, Taiwan, July 2013. View at Publisher · View at Google Scholar · View at Scopus
  7. A. Rasmussen, A. Kragelund, M. Berger, H. Wessing, and S. Ruepp, “TCAM-based high speed Longest prefix matching with fast incremental table updates,” in Proceedings of the IEEE 14th International Conference on High Performance Switching and Routing (HPSR '13), pp. 43–48, July 2013. View at Publisher · View at Google Scholar · View at Scopus
  8. F. Yu, R. H. Katz, and T. V. Lakshman, “Efficient multimatch packet classification and lookup with TCAM,” IEEE Micro, vol. 25, no. 1, pp. 50–59, 2005. View at Publisher · View at Google Scholar · View at Scopus
  9. M. P. Fernandez, “Comparing OpenFlow controller paradigms scalability: reactive and proactive,” in Proceedings of the 27th IEEE International Conference on Advanced Information Networking and Applications (AINA '13), pp. 1009–1016, March 2013. View at Publisher · View at Google Scholar · View at Scopus
  10. C. A. Zerbini and J. M. Finochietto, “Performance evaluation of packet classification on FPGA-based TCAM emulation architectures,” in Proceedings of the IEEE Global Communications Conference (GLOBECOM '12), pp. 2766–2771, December 2012. View at Publisher · View at Google Scholar · View at Scopus
  11. W. Jiang and V. K. Prasanna, “Scalable packet classification on FPGA,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 9, pp. 1668–1680, 2012. View at Publisher · View at Google Scholar · View at Scopus
  12. G. S. Jedhe, A. Ramamoorthy, and K. Varghese, “A scalable high throughput firewall in FPGA,” in Proceedings of the16th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '08), pp. 43–52, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  13. P. Gupta and N. McKeown, “Packet classification on multiple fields,” in Proceedings of the Conference on Applications, Technologies, Architectures, and Protocols for Computer Communication (SIGCOMM '99), pp. 147–160, 1999. View at Publisher · View at Google Scholar
  14. J. van Lunteren and T. Engbersen, “Fast and scalable packet classification,” IEEE Journal on Selected Areas in Communications, vol. 21, no. 4, pp. 560–571, 2003. View at Publisher · View at Google Scholar · View at Scopus
  15. X. Sun, S. K. Sahni, and Y. Q. Zhao, “Packet classification consuming small amount of memory,” IEEE/ACM Transactions on Networking, vol. 13, no. 5, pp. 1135–1145, 2005. View at Publisher · View at Google Scholar · View at Scopus
  16. T. V. Lakshman and D. Stiliadis, “High-speed policy-based packet forwardingusing efficient multi-dimensional range matching,” in Proceedings of the ACM Conference on Applications, Technologies, Architectures, and Protocolsfor Computer Communication (SIGCOMM '98), pp. 203–214, 1998. View at Publisher · View at Google Scholar
  17. D. E. Taylor and J. S. Turner, “Scalable packet classification using distributed crossproducting of field labels,” in Proceedings of the IEEE 24th Annual Joint Conference of the IEEE Computer and Communications Societies (INFOCOM '05), vol. 1, pp. 269–280, 2005. View at Publisher · View at Google Scholar
  18. A. Nikitakis and I. Papaefstathiou, “A multi Gigabit FPGA-based 5-tuple classification system,” in Proceedings of the IEEE International Conference on Communications (ICC '08), pp. 2081–2085, May 2008. View at Publisher · View at Google Scholar · View at Scopus
  19. M. Faezipour and M. Nourani, “Wire-speed TCAM-based architectures for multimatch packet classification,” IEEE Transactions on Computers, vol. 58, no. 1, pp. 5–17, 2009. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  20. A. Bremlerr-Barr and D. Hendler, “Space-efficient TCAM-based classification using gray coding,” IEEE Transactions on Computers, vol. 61, no. 1, pp. 18–30, 2012. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  21. O. Rottenstreich, R. Cohen, D. Raz, and I. Keslassy, “Exact worst case TCAM rule expansion,” IEEE Transactions on Computers, vol. 62, no. 6, pp. 1127–1140, 2013. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  22. F. Zane, G. Narlikar, and A. Basu, “CoolCAMs: power-efficient TCAMs for forwarding engines,” in Proceedings of the 22nd Annual Joint Conference on the IEEE Computer and Communications (INFOCOM '03), vol. 1, pp. 42–52, April 2003. View at Publisher · View at Google Scholar · View at Scopus
  23. E. Spitznagel, D. Taylor, and J. Turner, “Packet classification using extended TCAMs,” in Proceedings of the 11th IEEE International Conference on Network Protocols, pp. 120–131, November 2003. View at Publisher · View at Google Scholar
  24. C. R. Meiners, A. X. Liu, E. Torng, and J. Patel, “SPliT: optimizing space, power, and throughput for TCAM-based classification,” in Proceedings of the 7th ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS '11), pp. 200–210, October 2011. View at Publisher · View at Google Scholar · View at Scopus
  25. H. J. Chao and B. Liu, High Performance Switches and Routers, Wiley-IEEE Press, 2007.
  26. G. Varghese, Network Algorithmics, Morgan Kaufmann, San Francisco, Calif, USA, 2005.
  27. F. Pong and N.-F. Tzeng, “Concise lookup tables for IPv4 and IPv6 longest prefix matching in scalable routers,” IEEE/ACM Transactions on Networking, vol. 20, no. 3, pp. 729–741, 2012. View at Publisher · View at Google Scholar · View at Scopus
  28. M. Waldvogel, G. Varghese, J. Turner, and B. Plattner, “Scalable high-speed prefix matching,” ACM Transactions on Computer Systems, vol. 19, no. 4, pp. 440–482, 2001. View at Publisher · View at Google Scholar · View at Scopus
  29. P. Warkhede, S. Suri, and G. Varghese, “Multiway range trees: scalable IP lookup with fast updates,” Computer Networks, vol. 44, no. 3, pp. 289–303, 2004. View at Publisher · View at Google Scholar · View at Scopus
  30. Y. Qu and V. K. Prasanna, “High-Performance pipelined architecture for tree-based IP lookup engine on FPGA,” in Proceedings of the IEEE 27th International Parallel and Distributed Processing Symposium, pp. 114–123, May 2013. View at Publisher · View at Google Scholar · View at Scopus
  31. W. Jiang and V. K. Prasanna, “Field-split parallel architecture for high performance multi-match packet classification using FPGAs,” in Proceedings of the 21st Annual Symposium on Parallelism in Algorithms and Architectures (SPAA '09), pp. 188–196, August 2009. View at Publisher · View at Google Scholar · View at Scopus
  32. O. Ahmed, S. Areibi, K. Chattha, and B. Kelly, “PCIU: hardware implementations of an efficient packet classification algorithm with an incremental update capability,” International Journal of Reconfigurable Computing, vol. 2011, Article ID 648483, 21 pages, 2011. View at Publisher · View at Google Scholar · View at Scopus
  33. T. Ganegedara and V. K. Prasanna, “StrideBV: single chip 400G+ packet classification,” in Proceedings of the IEEE 13th International Conference on High Performance Switching and Routing (HPSR '12), pp. 1–6, June 2012. View at Publisher · View at Google Scholar · View at Scopus
  34. A. Sanny, T. Ganegedara, and V. K. Prasanna, “A comparison of ruleset feature independent packet classification engines on FPGA,” in Proceedings of the IEEE 27th International Parallel and Distributed Processing Symposium Workshops and PhD Forum (IPDPSW '13), pp. 124–133, IEEE, Cambridge, Mass, USA, May 2013. View at Publisher · View at Google Scholar · View at Scopus
  35. W. Jiang, “Scalable ternary content addressable memory implementation using FPGAs,” in Proceedings of the ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS '13), pp. 71–82, October 2013. View at Publisher · View at Google Scholar · View at Scopus
  36. Y. R. Qu, S. Zhou, and V. K. Prasanna, “High-performance architecture for dynamically updatable packet classification on FPGA,” in Proceedings of the 9th ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS '13), pp. 125–136, October 2013. View at Publisher · View at Google Scholar · View at Scopus
  37. D. E. Taylor and J. S. Turner, “ClassBench: a packet classification benchmark,” IEEE/ACM Transactions on Networking, vol. 15, no. 3, pp. 499–511, 2007. View at Publisher · View at Google Scholar · View at Scopus
  38. S. Choi, R. Scrofano, V. K. Prasanna, and J. Jang, “Energy-efficient signal processing using FPGAs,” in Proceedings of the ACM/SIGDA 11th International Symposium on Field Programmable Gate Arrays (FPGA '03), pp. 225–234, 2003. View at Publisher · View at Google Scholar
  39. T. Ganegedara, V. Prasanna, and G. Brebner, “Optimizing packet lookup in time and space on FPGA,” in Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL '12), pp. 270–276, August 2012. View at Publisher · View at Google Scholar · View at Scopus
  40. “Advanced Synthesis Cookbook,” July 2011, http://www.altera.com/literature/manual/stx_cookbook.pdf.
  41. J. Brelet, An Overview of Multiple TCAM Designs Invirtex Family Devices, Xilinx Corporation, 1999, http://www.xilinx.com/support/documentation/applicationnotes/xapp201.pdf.
  42. H. Rong and H. Chen, “An independent set packet classification algorithm using priority sorting,” Journal of Networks, vol. 6, no. 11, pp. 1565–1571, 2011. View at Publisher · View at Google Scholar · View at Scopus
  43. R. Tessier, V. Betz, D. Neto, and T. Gopalsamy, “Power-awareRAM mapping for FPGA embedded memory blocks,” in Proceedings of the 14th ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA ’06), pp. 189–198, February 2006. View at Publisher · View at Google Scholar · View at Scopus
  44. Altera Corporation, Embedded Memory Blocks in Stratix V Devices, Altera Corporation, 2013, http://www.altera.com/literature/hb/stratix-v/stx5_51003.pdf.
  45. Y. Qi, J. Fong, W. Jiang, B. Xu, J. Li, and V. Prasanna, “Multi-dimensional packet classification on FPGA: 100 Gbps and beyond,” in Proceedings of the International Conference on Field-Programmable Technology (FPT '10), pp. 241–248, December 2010. View at Publisher · View at Google Scholar · View at Scopus
  46. H. Song and J. S. Turner, “Toward advocacy-free evaluation of packet classification algorithms,” IEEE Transactions on Computers, vol. 60, no. 5, pp. 723–733, 2011. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  47. X.-Y. Gong, W.-D. Wang, and S.-D. Cheng, “ERFC: an enhanced recursive flow classification algorithm,” Journal of Computer Science and Technology, vol. 25, no. 5, pp. 958–969, 2010. View at Publisher · View at Google Scholar · View at Scopus
  48. T. Ganegedara, W. Jiang, and V. K. Prasanna, “A scalable and modular architecture for high-performance packet classification,” IEEE Transactions on Parallel and Distributed Systems, vol. 25, no. 5, pp. 1135–1144, 2014. View at Publisher · View at Google Scholar · View at Scopus