Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold Region

<div>Leakage power versus <svg height="11.8174pt" id="M95" style="vertical-align:-3.1815pt" version="1.1" viewbox="-0.0498162 -8.6359 21.4848 11.8174" width="21.4848pt" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><g transform="matrix(.013,0,0,-0.013,0,0)"><path d="M697 650H468L461 623L492 619C539 613 547 605 518 546C481 471 367 264 278 116H276C239 278 197 500 186 567C180 604 185 613 226 619L252 623L260 650H24L17 623C78 617 92 613 108 533L216 -11H247C365 200 515 462 560 529C616 612 624 615 689 623L697 650Z" id="g113-87"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="709" vert-adv-y="709"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,7.332,3.132)"><path d="M43 650V617C122 612 130 606 130 522V128C130 44 122 37 34 32V0H275C400 0 497 25 573 82C652 142 698 229 698 350C698 445 662 518 613 565C549 625 456 650 327 650H43ZM217 544C217 580 220 591 229 599C240 607 264 613 311 613C380 613 437 599 482 570C561 523 598 436 598 336C598 177 511 40 324 40C248 40 217 61 217 135V544Z" id="g58-66"></path><glyph.data ascent="1007" descent="-369" horiz-adv-x="744" vert-adv-y="744"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,14.038,3.132)"><path d="M43 650V617C122 612 130 606 130 522V128C130 44 122 37 34 32V0H275C400 0 497 25 573 82C652 142 698 229 698 350C698 445 662 518 613 565C549 625 456 650 327 650H43ZM217 544C217 580 220 591 229 599C240 607 264 613 311 613C380 613 437 599 482 570C561 523 598 436 598 336C598 177 511 40 324 40C248 40 217 61 217 135V544Z" id="g58-66"></path><glyph.data ascent="1007" descent="-369" horiz-adv-x="744" vert-adv-y="744"></glyph.data></g></svg>.</div>

International Journal of Reconfigurable Computing

fig22

Figure 22

Figure 22: Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold Region 