Dynamic Task Distribution Model for On-Chip Reconfigurable High Speed Computing System

Figure 5

On-chip Reconfigurable High Speed Computing System.