Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs

Figure 5

CMD parameter prediction with (a) placed core-level model and (b) estimated routing delay.